



# Variations-tolerant low power wide fan-in OR logic domino circuit

Ankur Kumar<sup>1</sup> · Naman Garg<sup>1</sup> · Devvrat Tyagi<sup>2</sup> · R. K. Nagaria<sup>3</sup>

Received: 9 June 2022 / Accepted: 14 October 2022

© The Author(s), under exclusive licence to Bharati Vidyapeeth's Institute of Computer Applications and Management 2022

**Abstract** In this research, a novel strategy for reducing delay and power variations, and power dissipation in wide fan-in domino OR circuits with better noise immunity is proposed. Primarily, bulk-driven keeper transistor is used to decrease its own transconductance which reduces the delay and power variations, and removes the minimum threshold-voltage limitation. In addition, an arrangement named as keeper controlling network is developed for efficient controlling of keeper so that power dissipation can be reduced and noise immunity can be enhanced. As a result, the proposed domino circuit can be used in a wide range of fan-in designs. The proposed domino extensively performed against the process corner, voltage and temperature effect on fan-in (8, 16, 32, 64-bit) for OR logic implementations to check the reliability and robustness. The simulation values approve that the designed domino circuit displays about 31% and 25% reduction in variations of power and delay respectively, and 1.56 times noise immunity improvement in contrast with conventional domino. All domino circuits in this work are designed and simulated with SPECTRE simulator under the

environment of Cadence Virtuoso using the 45 nm CMOS technology.

**Keywords** Low power VLSI circuits · Process variations · Noise immunity · High speed · Wide fan-in domino circuit

## 1 Introduction

Wide fan-in dynamic circuits are getting attention for high speed applications to implement the basic building blocks such as read path of modern microprocessors, resister files, arithmetic unit, DSP, flash memory, and tag comparators [1–3] etc. Dynamic circuits have higher speed and smaller chip area over static circuits [1]. Despite of these advantage, low signal integrity and Noise Immunity (NI) are two major drawbacks of dynamic circuits [4]. Therefore, keeper transistor and a static (INV) inverter are connected in a feedback loop having at dynamic node to enhance the NI and signal integrity as shown in Fig. 1 [4, 5], such a combination is called domino circuit. Domino circuits suffers from excessive Power Dissipation (PD) [6] because of the formation of feedback loop [4]. Scaling of devices is a better technique to reduce the PD [7] but scaling brings other issues as processes variations [8, 9] and speed loss [6]. The threshold voltage ( $V_{TH}$ ) can be reduced to overcome the speed loss but subthreshold leakage current [10] increases exponentially at the same time in Pull Down Network (PDN) which results in increase the static PD and reduces the NI [11] as fan-in increases. The constant technology scaling contributes enhanced performance parameters but on the other hand, process and environment variations in performance parameters like delay, PD, NI etc. become a major challenge at circuit level [8, 9].

✉ Ankur Kumar  
ankur@iiit.ac.in

Naman Garg  
namangarg@iiit.ac.in

Devvrat Tyagi  
devvrat.tyagi@abes.ac.in

R. K. Nagaria  
rkn@mnnit.ac.in

<sup>1</sup> Indian Institute of Information and Technology Una, Una, Himachal Pradesh 177209, India

<sup>2</sup> ABES Engineering College, Ghaziabad 201009, India

<sup>3</sup> Motilal Nehru National Institute of Technology Allahabad, Allahabad, Uttar Pradesh 211004, India




Fig. 1 CDC a without footer transistor, b with footer transistor [3, 4]

According to the nature, process variations can be categorized mainly in two kinds i.e. inter-die and intra-die. Intra-die variation generally increases sharply with technology upgrade, which degrades the performance parameters. Thus, intra-die variation is major concern for robust design implementation of wide fan-in domino OR logic circuits in nanometer technologies [12, 13]. Alioto et al. [13] have found out the effect of process variations at circuit level of abstraction. Delay and power variability in domino circuit is almost double of dynamic circuit (without feedback) because of feedback loop. Thus, process variations, subthreshold leakage current as well as NI are key alarm for the design of variation and noise tolerant low power domino circuit for wide fan-in.

In Conventional Domino Circuit (CDC) [4] as shown in Fig. 1, the stored charge in output capacitor is considered as the output logic. The CDC [4] consists a precharge

transistor, an evaluation network and a feedback loop to preserve the truthful logic at dynamic node [14, 15]. The PD in domino circuit is measured with the help of mathematical Eq. (1) [16, 18];

$$P_{avg} = P_{switching} + P_{short-ckt} + P_{leakage} \tag{1}$$

where,  $P_{switching}$ ,  $P_{short}$ , and  $P_{leakage}$  is PD due to charging and discharging of output node, PD for a direct (short) path established between supply voltage ( $V_{dd}$ ) and ground, and PD because of the leakage current within the devices respectively [7]. In today's scenario, leakage currents in the MOS are increasing rapidly due to the scaling of the devices. Subthreshold leakage current is a leading concern compared to all leakage components in domino because it has large amount of the total leakage current, as given in Eq. (2) [14–23];

$$I_{sub-th} = I_0 \left( 1 - e^{-\frac{V_{ds}}{V_{th}}} \right) \left( e^{-\frac{V_{gs}-V_{th}-nV_{ds}}{nV_{t0}}} \right), \tag{2}$$

where  $V_{gs}$ ,  $V_{ds}$ ,  $V_{th}$ ,  $V_{t0}$ ,  $\eta$ ,  $n$ ,  $I_0$ ,  $\mu_0$ , and  $C_{ox}$  are voltages from gate (G) to source (S), drain (D) to source (S), threshold voltage, thermal voltage, DIBL coefficient, subthreshold swing coefficient, reverse saturation current, transistor mobility at zero (0) biasing, and oxide capacitance, respectively.

Keeper transistor and evaluation transistor plays a major role to control the process variations [1, 24–34] and NI [14–23]. As a result, the most impacted relationship between keeper and evaluation transistors is characterised by the Keeper Ratio (KR), as shown in Eq. (3) [1, 14–34];

$$KR = \frac{\mu_p \left( \frac{W}{L} \right)_{keeper}}{\mu_n \left( \frac{W}{L} \right)_{evaluation}} \tag{3}$$

where hole and electron mobility is defined as  $\mu_p$  and  $\mu_n$  respectively. The ratio of (transistor size) width to length is known as W/L.

Many domino circuits are redesigned and proposed in previous studies to overcome these problems. In which, Refs. [14–23] have improved NI and reduced Power Delay Product (PDP). However, performance of these reported domino circuits is inadequate by virtue of excess or at least same delay and power variations compared to CDC [4]. On the other hand, Refs. [1, 24–34] are oriented to decrease the delay and power variations but are not capable to reduce PDP. Some domino circuits from literature work are elaborated in tabulated form to perform meta-analysis of available work and establish ground for proposed work.

Ref.	Circuit name	Methodology and outcomes	Limitations	Ref.	Circuit name	Methodology and outcomes	Limitations
[20]	High Speed Domino Circuit (HSDC)	<ul style="list-style-type: none"> <li>• Keeper transistor is controlled efficiently in precharge and evaluation phase to reduce the dynamic PD and to improve the NI</li> <li>• HSD resolves the tradeoff between performance and reliability using multi-threshold voltage concept</li> </ul>	<ul style="list-style-type: none"> <li>• HSDC suffers of high delay variations as fan-in increases</li> <li>• It also lacks because of the drawback of pass transistor, which is used to transfer output logic to gate terminal of keeper transistor</li> </ul>	[23]	Low Power Dynamic Circuit (LPDC)	<ul style="list-style-type: none"> <li>• PD is dropped by decreasing the voltage swing of dynamic node</li> <li>• Further, a reference inverter is integrated in evaluation network to control the switching of footer transistor to reduce subthreshold leakage</li> </ul>	<ul style="list-style-type: none"> <li>• It is having low NI and high process variations due to reduction of voltage swing at DN</li> <li>• Speed is also scaled down a result of stacking effect in discharging path</li> </ul>
[21]	Leakage Controlled Replica Domino Circuit (LCRDC)	<ul style="list-style-type: none"> <li>• Keeper transistor is controlled by a reference analog mirror to track all process corners</li> <li>• Moreover, sizing of mirror transistor is done in efficient way that subthreshold leakage current might be minimized</li> </ul>	<ul style="list-style-type: none"> <li>• It is very difficult to size the mirror transistor</li> <li>• In case of high fan-in, it is found that leakage current and the static PD are exorbitant</li> </ul>	[29]	Variable Threshold Voltage Keeper domino circuit (VTVKC)	<ul style="list-style-type: none"> <li>• Subthreshold leakage and variations in delay and power are reduced simultaneously in this design</li> <li>• The threshold voltage of keeper is varied according the working phase to scale down the variations</li> </ul>	<ul style="list-style-type: none"> <li>• It is limited due to increment in delay because of the body bias generator at a phase of clock cycle</li> <li>• It requires an extra power supply to vary the threshold voltage</li> </ul>
[22]	Voltage Comparison based Domino Circuit (VCDC)	<ul style="list-style-type: none"> <li>• Subthreshold leakage is turned down by isolating the output node to the dynamic node</li> <li>• Further, sensor network is added to decide the output logic based on voltages across PDN resulting a significant reduction in PDP</li> </ul>	<ul style="list-style-type: none"> <li>• The gate of transistor M4 is floating in the evaluation phase which decreases the NI</li> <li>• M6 is used only to increase the stacking effect, thus area and PD increase</li> </ul>	[30]	Self-Calibrating Process Compensating Dynamic circuit (PCDC)	<ul style="list-style-type: none"> <li>• To bring down the process variations, a self-calibrating (PCD) Process Compensating Dynamic technique is proposed which restores the robustness of circuit</li> <li>• In worst case, keeper strength can also be adjusted to minimize the leakage</li> </ul>	<ul style="list-style-type: none"> <li>• The increased area is the negative criteria of this circuit design approach</li> <li>• This technique is limited because complexity</li> </ul>

Ref.	Circuit name	Methodology and outcomes	Limitations	Ref.	Circuit name	Methodology and outcomes	Limitations
[1]	Variation-Tolerant Keeper Domino Circuit (VTKDC)	<ul style="list-style-type: none"> <li>• The idea is to find out a graphical representation of the trade-off between NI and process variations</li> <li>• Therefore, a replica bias technique is used to keep circuit independent from random variations (e.g., random dopant fluctuation, temperature, voltage, leakage current etc.)</li> </ul>	<ul style="list-style-type: none"> <li>• PD dissipation is increased because of the sensor and extra keeper transistor</li> <li>• It suffers from large charge sharing same as in CDC [4]</li> </ul>	[33]	Clock Delayed Dual Keeper Domino Circuit (CDDKDC)	<ul style="list-style-type: none"> <li>• An extra PMOS is stacked in series with keeper transistor, which is controlled by delayed clock pulse to develop the source degeneration phenomena</li> <li>• This arrangement is capable to reduce delay variability by using the source degeneration technique</li> </ul>	<ul style="list-style-type: none"> <li>• It consumes high PDP due to ineffective controlling of keeper transistor</li> <li>• Area and delay penalty because of extra PMOS keeper transistor</li> </ul>
[31]	Simple Approach to Reduce Delay in Domino circuit (SARDDC)	<ul style="list-style-type: none"> <li>• First design to reduce its own transconductance by using source degeneration technique</li> <li>• Here, an extra PMOS is stacked in series with keeper transistor to reduce its own transconductance so that process variations in delay and power could be brought down effectively</li> </ul>	<ul style="list-style-type: none"> <li>• It has high switching PD due to the extra keeper transistor</li> <li>• It has low NI for high Fan-in</li> </ul>	[34]	High Speed of Clock-Delayed Dual Keeper Domino Circuit (HSCDDKDC)	<ul style="list-style-type: none"> <li>• A controlled delay element is added to enable the switching of keeper transistor. This modification significantly improves the speed of the circuit</li> <li>• Further, variation is reduced by effective sizing of the keeper network</li> </ul>	<ul style="list-style-type: none"> <li>• It is complex because of the two different power supply</li> <li>• NI degrades for wide fan-in OR logic</li> </ul>
[32]	Variation- and Noise-Aware Reliable Dynamic Circuit (VNARDC)	<ul style="list-style-type: none"> <li>• The Schmitt Trigger topology is incorporated in this design</li> <li>• This domino significantly mitigates the process variation in power and delay</li> </ul>	<ul style="list-style-type: none"> <li>• It lacks because of the area overhead</li> <li>• This domino circuit is not capable to reduce PDP in the case of wide fan-in</li> </ul>				

From this review it can be observed that PDP is reduced at enhanced NI in most of domino circuits. Variations in delay and power are overcome in some of these circuits. These stated problems have not been considered simultaneously in a single domino circuit. Hence, this proposed work is designed to decrease the process variations and PDP by using the bulk-driven technique and efficient controlling of keeper transistor respectively at enhanced NI.

The paper is represented as follows: a literature review of Domino circuits and theoretical background is defined in Sects. 1 and 2. Proposed domino to decrease the delay and power variation, and PDP simultaneously at enhanced NI effectively is presented in Sect. 3. Simulation and comparison are done to confirm the performance upgradation of proposed domino other than existing domino in Sect. 4. Conclusion and applicability of this work is discussed in Sect. 5.

## 2 Preliminary study

- Noise Immunity:

It is a very crucial task to measure NI in domino circuit to measure its reliability. Several design matrices have been developed to define NI. Unity Noise Gain (UNG) is considered for the measurement of NI [26–28]. The amplitude of the input source that causes the identical source at the output is equal to the (UNG) as given in Eq. (4).

$$UNG = \{ V_{noise} : V_{noise} = V_{out} \} \tag{4}$$

Here, noise pulse is taken very much like the actual noise pulse in terms of glitches, ground bounce, and crosstalk etc. Generally, duration and amplitude are varied to change the level of noise pulse. However, amplitude is considered in this work.

- Figure of Merit:

Another important performance criterion used to assess the proposed domino circuit is the Figure of Merit (FOM) [19]. Which is represented by the ratio of UNG to the product of PD, delay, and area as given in Eq. (5). All components are normalized by CDC [4].

$$FOM = \frac{UNG_{norm}}{PD_{norm} \times Delay_{norm} \times Area_{norm}} \tag{5}$$

Temperature, frequency, supply voltage, and technology are other parameters, which may alter to FOM.

- Process variation in Domino

To propose a wide fan-in domino circuit that decreases the delay and power variations, it is necessary to read out the concept of feedback factor for the loop formation by static INV and keeper transistor in CDC [4] as provided in Fig. 2. From [13] and [31], it is proved that delay and power variations in domino circuit are mainly because of feedback loop. Thus, mathematical expression of feedback factor is obtained to understand the method of reduction variations in domino circuit as given in Eqs. (6) and (7).

$$T = (A_{Inv} * G_{mk} * Z_{DN}) \tag{6}$$

$$S = 1/(1 - T) \tag{7}$$

where,  $A_{Inv}$ ,  $G_{mk}$ , and  $Z_{DN}$  represents the gain of static INV, keeper transistor’s transconductance, and intrinsic load at the dynamic node respectively.

As in the starting of evaluation phase,  $A_{Inv}$  is less than one, because voltages at dynamic and output node is equal to ‘ $V_{DD}$ ’ and ‘0’ V respectively [31]. And at the same time,  $G_{mk}$  is also less than unity because keeper transistor is in linear region. Therefore, total loop gain (T) is found less




Fig. 2 Analysis of CDC [4] in current form

than unity as well as positive as given in Eq. (6). Equation (7) suggests the relation between closed loop gain sensitivity to variations as per the basics of control system [35]. S goes toward infinite as T approaches to unity, which means highly sensitive toward the variations. S goes toward unity as T approaches to zero, which means reduction in process variations. Therefore, it can be concluded that loop gain must decrease to overcome the delay and power variations.

Since loop gain is directly proportional to the  $A_{inv}$ ,  $G_{mk}$ , and  $Z_{DN}$ . Thus, loop gain can be lowered in same proportion by lowering any one of these components. As, it is very hard to control the  $A_{inv}$  and  $Z_{DYN}$  due to their own limitation [33]. Thus,  $G_{mk}$  is reduced in the work to decrease the delay and power variations although other parameters like PD and delay etc. remain intact.

- Bulk-Driven MOS

Since, keeper transistor is used in a bulk-driven configuration (keeper transistor operates by the bulk control rather the gate control). The operation of bulk driven MOSFET is like depletion type MOSFET [36]. Primarily, gate voltage ( $V_{DC}$ ) is fixed just below the threshold voltage of keeper transistor so that depletion layer is developed whereas drain current has not started to flow so far. A voltage is applied to the bulk (body) terminal of transistor to modulate drain current through transistor [36, 37]. Small signal schematic of keeper transistor using bulk-driven technique is shown in Fig. 3 and drain current is represented by Eqs. (8) and (9) respectively.




Fig. 3 Small signal schematic of Bulk-driven Keeper Transistor




Fig. 4 Schematic representation of proposed domino circuit

$$I_d = \frac{K'W}{L} \left( V_{gs} - V_{t0} - \gamma \left( \sqrt{2\phi_f - V_{bs}} + \sqrt{2\phi_f} \right) - \frac{n}{2} V_{ds} \right) \quad (8)$$

$V_{ds}, V_{ds} < V_{ds}(sat)$

$$I_d = \frac{K'W}{L} \left( V_{gs} - V_{t0} - \gamma \left( \sqrt{2\phi_f - V_{bs}} + \sqrt{2\phi_f} \right) \right)^2, \quad V_{ds} > V_{ds}(sat) \quad (9)$$

$$G_{mbk} = \frac{dI_d}{dV_{bs}} = \frac{\gamma G_{mk}}{2\sqrt{2\phi_f - V_{bs}}} = \eta G_{mk} \quad (10)$$

where  $K'$ ,  $\gamma$ , and  $\phi_f$  represents transconductance parameter, substrate-bias (body-effect) coefficient, and fermi potential.  $G_{mbk}$  and  $G_{mk}$  are the transconductance of keeper transistor for bulk-driven technique and gate-driven technique respectively. However,  $\eta$  is the ratio of  $G_{mbk}$  to  $G_{mk}$ . Range of coefficient depends on the technology node, which is 0.2–0.4 for below 90 nm channel length [38]. Therefore, it can be said as per the Eq. (10) that transconductance of keeper under bulk-driven technique is less than gate-driven [39] technique.

### 3 Proposed domino

The proposed domino circuit as depicted in Fig. 4 is designed using bulk driven technique. This technique minimizes significantly the delay and power variations and enhances the NI. However, PD is somewhat increased because of the developed depletion layer. To manage the switching behavior of the keeper transistor, an effective combination of transistors known as the keeper controlling network is implemented, which minimizes the PD. This arrangement improves the NI also.

The bulk driven technique provides low transconductance and no threshold voltage limitation over a gate-driven device. As per Eq. (10), transconductance of bulk-driven keeper is substantially reduced from 0.2 to 0.4 times than the gate-driven transconductance [36, 38] which consequently reduces loop gain factor (T) in same proportion. This reduction in loop gain factor significantly decreases the delay and power variations. Thus, reduced transconductance will boost the robustness of the domino circuit against the variations. Further, it is worth noting here that threshold voltage constraint vanishes, and transistor responds for both positive and negative bias voltages ( $V_{bs}$ ) just because of the developed depletion layer due to  $V_{DC}$  [37]. A small voltage (at the output node) provided to the body of the keeper transistor, is sufficient to turn it on and quickly charge the dynamic node to  $V_{dd}$ . In addition, a single keeper transistor having minimum size can keep dynamic node at truthful logic in the case of large fan-in. Furthermore, this minimum size is advantageous to keep the PD and variations minimum because transconductance of transistor is directly proportional to its own width. Now, dynamic node will fully charge and discharge properly which maximizes dynamic range of the domino circuit. Therefore, both characteristics of bulk driven i.e. low transconductance and no threshold voltage limitation are beneficial for domino circuit.

Furthermore, an extension of HSD [22] is incorporated for efficient controlling of keeper transistor in the proposed domino circuit in order to minimize PDP and enhance NI. In this arrangement (keeper controlling network), output node and supply voltage are connected to body terminal of keeper transistor through a Transmission Gate (TG) and PMOS transistor ( $M_{pc}$ ) respectively. Transistor  $M_{pc}$  is used to turn OFF the keeper transistor in precharge phase which significantly reduces dynamic PD. Moreover, TG is used in place of pass transistor in proposed domino because it transfers the full ' $V_{dd}$ ' and '0' voltage without any degradation [40] so that keeper transistor can be completely turned ON and OFF. Also, the lower ON resistance of TG reduces the overall delay of domino circuit effectively [40]. Thus, TG is used to transfer the exact output logic with high switching speed to the body of keeper transistor in evaluation phase,

which quickly turns ON and OFF the keeper transistor in order to fully charge and discharge the dynamic node.

In the case of wide fan-in OR logic, unwanted discharging of dynamic node is increased by subthreshold leakage current. Therefore, bulk-driven keeper transistor is used in evaluation phase to re-charge the dynamic node with an efficient controlling and high speed, whereas footer transistor is incorporated to avoid any leakage during pre-charge phase. Thus, both dynamic and output nodes are fully shielded by noise and unnecessary charge sharing. Consequently, NI is enhanced along with reduced PDP in the proposed domino.

Both phases of the proposed domino circuit's operation are described in detail below, similar to CDC [4];

- Precharge Phase:

In this phase, clock (CLK) and  $\overline{CLK}$  are at logic '0' and '1' ( $V_{dd}$ ) and all given input are at logic '0'. Thus, all transistors in PDN including footer transistor are turned OFF, and transistors  $M_{pre}$  turns ON which charges the dynamic node upto logic high which discharges the output node through low-skewed inverter. After certain delay,  $M_{pc}$  and TG turn ON and OFF respectively resulting in a high voltage being applied to bulk of keeper transistor. Therefore, keeper transistor is turned OFF. Further, transistor  $M_{footer}$  is turned OFF to avoid any unnecessary discharging of dynamic node. At the end of this phase, the logic of the dynamic and output nodes are '1' and '0,' respectively.

- Evaluation Phase:

In the starting of this phase, clock (CLK) and  $\overline{CLK}$  are at the logic '1' ( $V_{dd}$ ) and '0' consequently transistors  $M_{pre}$  and footer turn OFF and ON respectively. After certain delay,  $M_{pc}$  and TG are turned OFF and ON respectively. Since, TG is ON due to which output node is directly connected to body of keeper. Thus, keeper will be controlled by output node. Now, dynamic node may discharge or re-charge depending on the transistors of PDN. Therefore, next phase of evaluation phase will depend on applying inputs to transistors of PDN (NMOS connected in parallel), which may either be '1' or '0'.

Now, two case can occur. In first case, all inputs are at logic '0' resulting all parallel transistors in PDN to turn OFF which signifies logic high and low at dynamic and output nodes respectively. Thus, logic low will be applied to the body of keeper transistor because TG is ON. Due to which keeper starts to re-charge the dynamic node if any discharging occurs because of subthreshold leakage current. Hence, dynamic and output nodes will stay at logic high '1' and low '0' respectively.

In second case, at least one input should be at high logic resulting at least one PDN transistor to be turned ON. As a

result, dynamic nodes have access to at least one discharging path, and dynamic node begin to discharge through that way. As a result, the output capacitor begins to charge through a low skewed inverter. Further, output node becomes at logic '1' which completely turns OFF the keeper transistor. Finally, the logic '0' and '1' appear to the dynamic and output nodes, respectively. The output waveform is obtained by simulating the proposed domino to verify the 32-bit OR logic as given in Fig. 5.

## 4 Results and comparison of simulation


All the circuits are designed and simulated under the same environment using SPECTRE simulator in Cadence Virtuoso tool to observe the performance parameters and verify the results so that a fair discussion can be done. Initially, temperature, power supply, frequency and output load are considered to be at room temperature, 1 V, 1Ghz, and 5fF during simulation respectively. These simulation values are varied to consider all the environment effects on the proposed circuits. The performance constraints of the proposed circuit are evaluated for different fan-in; 8, 16, 32, 64-input under worst case delay. A framework, which is setup by Alioto et al. [13] is taken to obtain all the performance specifications given in Fig. 6.

Average normalized PD and UNG for previously reported circuits and proposed domino circuit are attained at different fan-in as presented in Table 1. This table depicts that PD is reduced by 18–37% in the proposed domino with respect to CDC [4]. This table also illustrates that NI of the proposed domino is improved by 1.43–1.56 times as compared to the CDC [4]. Because of the efficient controlling of the keeper transistor PD has been reduced and improvement in NI is due to the bulk driven technique which vanishes the minimum voltage requirement. Moreover, dynamic node is efficiently charged and discharged because of the controlled keeper transistor. Therefore, proposed domino circuit shows reduction in PD and improved NI in contrast to previously reported domino circuits.


With the use of Eq. (5), the FOM values for all previously reported and proposed domino circuits are computed and illustrated at 32-bit fan-in by a bar-chart in Fig. 7. CDC [4] normalizes the value of FOM for each domino circuit to easily see the improvement in proposed domino circuits compared to previously reported domino circuits. Predicted area is simply obtained by transistor count of designed circuit, which is used to calculate the FOM. Since, area of PMOS is nearly twice than NMOS therefore single PMOS is taken on two NMOS count. With a comparison of FOM through Fig. 7, the proposed domino has a greater FOM than other existing reported domino circuits.

**Table 1** Comparative analysis of normalized values of PD and UNG at different fan-in among proposed domino and keeping similar delay

Fan-in	Existing domino	CDC [4]	HSDC [20]	LCRDC [21]	LPDC [23]	VTVKC [29]	VTKDC [1]	SARDDC [31]	VNRDC [32]	HSCDDKDC [34]	Proposed domino
8-bit (60pS)	Normalized PD	1.00	0.90	0.77	0.85	0.99	0.92	0.83	0.96	0.89	0.82
	Normalized UNG	1.00	1.17	1.07	1.30	1.27	1.10	1.20	1.27	1.23	1.43
16-bit (70pS)	Normalized PD	1.00	0.88	0.85	0.91	0.98	0.93	0.78	0.95	0.91	0.75
	Normalized UNG	1.00	1.19	1.07	1.30	1.26	1.15	1.19	1.33	1.26	1.44
32-bit (80pS)	Normalized PD	1.00	0.97	0.73	0.79	0.92	0.89	0.74	0.87	0.82	0.66
	Normalized UNG	1.00	1.17	1.04	1.30	1.35	1.13	1.17	1.35	1.26	1.48
64-bit (90pS)	Normalized PD	1.00	0.95	0.72	0.73	0.87	0.82	0.82	0.90	0.78	0.63
	Normalized UNG	1.00	1.11	1.00	1.28	1.28	1.06	1.11	1.33	1.22	1.56



**Fig. 5** Simulated output waveform for the proposed domino circuit at 32-bit fan-in OR gate



**Fig. 6** Simulation setup used in this work

The most important task of the proposed domino must authenticate the circuit against process and environment variations. Therefore, proposed and previously reported domino circuits are simulated to find out the standard deviation (SD) of delay and PD at different fan-in to identify the variations

reduction in delay and PD. All normalized values of SD are listed in Table 2 to compare proposed and previously cited domino. In this work, Monte Carlo simulation at 2000 iterations is performed to find out the effect of process variations with 2000 iterations so that highly accurate results can be obtained as in [31]. Table 2 shows 25% reduction in SD of PD and 31% reduction in SD of delay in proposed domino as compared to CDC [4]. Because of the keeper transistor’s reduced transconductance, the delay and power variations have been reduced.

Effect of process, voltage, and temperature (PVT) variations must be included to substantiate the stability, robustness, and reliability. Thus, the proposed domino



along with some previously reported circuits are evaluated at different process corners, temperature, and voltages to take into account of the PVT effect. First, delay and power variability as well as SD are obtained at different corners, temperatures, and voltages given in Table 3, Figs. 8, 9 and 10. Table 3 describes that both delay and power variability

are reduced at most of the corners in contrast to CDC [4] and SARDDC [31].

Further, proposed design along with CDC [4] for 32-bit fan-in is simulated at different voltage nodes to consider the voltage variation as given in Fig. 8. All the values of PD and delay in Fig. 8 are normalized by CDC [4]. Figure 8 shows that PD for both domino circuits has increased with respect to voltage whereas delay is reduced. Because, PD directly depends on the square of  $V_{DD}$ . Moreover, PD and delay of proposed domino circuit are less than the CDC [4] at each voltage node and less fluctuating with respect to voltage.

Furthermore, the proposed domino circuit along with CDC [4] is simulated at different temperatures. Thus, numerical values of delay and PD are obtained at different temperatures. Figures 9 and 10 are plotted using these values so that a comparison could be done between proposed domino and CDC [4]. It can be seen through both the Figs. 9 and 10 that delay and PD are increasing linearly for proposed domino with temperature according to the basic property of temperature increment. Whereas, both PD and delay are linearly increasing but start to decrease above 100 °C in the case of CDC [4].

Thus, it can be said that the proposed domino is more consistent and tolerant of fluctuations brought on by process and environment. Hence, it is verified through all the results of PVT effect that robustness, stability and reliability of the





Fig. 7 Comparative analysis of the normalized FOM

Table 2 Comparative analysis of normalized ( $\sigma$ ) standard deviation in the delay and PD at different fan-in among proposed domino and previously reported domino keeping similar delay


Fan-in	Existing domino	CDC [4]	HSDC [20]	LCRD [21]	LPDC [23]	VTVKC [29]	VTKDC [1]	SARDDC [31]	VNRDC [32]	HSCDDKDC [34]	Proposed domino
8-bit (60pS)	$\sigma_{PD}$	1.00	0.97	1.00	0.92	0.91	0.89	0.90	0.93	0.89	0.84
	$\sigma_{Delay}$	1.00	0.83	0.84	0.91	0.84	0.90	0.94	0.89	0.90	0.85
16-bit (70pS)	$\sigma_{PD}$	1.00	0.93	0.95	0.84	0.76	0.84	0.86	0.89	0.86	0.83
	$\sigma_{Delay}$	1.00	1.01	0.83	0.81	0.91	0.88	0.89	0.86	0.87	0.82
32-bit (80pS)	$\sigma_{PD}$	1.00	0.89	0.90	0.91	0.87	0.83	0.85	0.86	0.84	0.81
	$\sigma_{Delay}$	1.00	0.96	0.97	0.97	0.89	0.93	0.88	0.84	0.85	0.77
64-bit (90pS)	$\sigma_{PD}$	1.00	0.87	0.90	0.89	0.82	0.80	0.83	0.88	0.82	0.75
	$\sigma_{Delay}$	1.00	0.91	0.98	0.86	0.80	0.77	0.79	0.77	0.78	0.69

Table 3 Comparative analysis of ( $\sigma$ ) SD and ( $\sigma/\mu$ ) processes variability in the delay and PD among the proposed, SARDDC [31] and CDC [4] at different corners keeping similar delay


Load (fF)	CDC [4]				SARDDC [31]				Proposed domino			
	PD		Delay		PD		Delay		PD		Delay	
	$\sigma(\mu W)$	$(\sigma/\mu)$	$\sigma(pS)$	$(\sigma/\mu)$	$\sigma(\mu W)$	$(\sigma/\mu)$	$\sigma(pS)$	$(\sigma/\mu)$	$\sigma(\mu W)$	$(\sigma/\mu)$	$\sigma(pS)$	$(\sigma/\mu)$
TT	0.651	0.041	8.748	0.111	0.542	0.048	5.678	0.070	0.491	0.046	4.059	0.050
FF	0.608	0.038	5.660	0.090	0.576	0.041	4.983	0.069	0.568	0.044	3.552	0.047
SS	0.588	0.038	11.330	0.107	0.302	0.029	7.256	0.072	0.268	0.029	5.038	0.051
FS	0.392	0.028	9.672	0.121	0.336	0.026	5.781	0.075	0.295	0.031	3.231	0.043
SF	0.950	0.051	12.100	0.108	0.885	0.065	9.816	0.089	0.785	0.063	8.445	0.077



**Fig. 8** Comparative analysis of voltage variation in delay and PD for the proposed domino and CDC [4]



**Fig. 9** Comparative analysis of Temperature variation in PD for the proposed domino and CDC [4]



**Fig. 10** Comparative analysis of Temperature variation in Delay for the proposed domino and CDC [4]

proposed domino are enhanced in contrast to the SARDDC [31] and CDC [4]. These enhancements have happened as a result of the scaling down in the transconductance of keeper transistor due to bulk-driven technique and efficient controlling of the keeper transistor.

## 5 Conclusion

The wide fan-in OR gate domino circuits suffer due to high process variations and subthreshold leakage current resulting degrading performances. Thus, a novel technique to decrease the delay and power variation, and PDP at improved noise immunity is presented and compared to existing domino. In which, keeper transistor is connected in bulk-driven technique to reduce the process variations by decreasing its own transconductance. Moreover, an architecture is designed for the efficient controlling of keeper so that proposed domino can offer minimal PDP and improved noise immunity. However, the use of extra transistor to design the architecture for the controlling of keeper increases total area of the novel keeper circuit. The novel keeper style minimises the delay and power variations by nearly 25% and 31%, respectively, as compared to the conventional keeper style when doing 2000 runs in Monte Carlo simulations of the ADE-XL environment. The simulations demonstrate that bulk-driven PMOS keeper transistor offers minimal variations in delay and power with good reliability and robustness compared to the gate-driven keeper.

## References

1. Dadgour HF, Banerjee K (2010) A novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic OR gates. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 18(11):1567–1577
2. Suzuki H, Kim CH, Roy K (2007) Fast tag comparator using diode partitioned domino for 64-bit microprocessors. *IEEE Trans Gates Syst* 54(2):322–328
3. Krishnamurthy RK et al (2002) A 130-nm 6-GHz 256/spl times/32 bit leakage-tolerant register file. *IEEE J Solid-State Gates* 37(5):624–632
4. Rabaey JM, Chandrakasan AP, Nikolic B (2002) *Digital integrated gates, vol 2*. Prentice hall, Englewood Cliffs
5. Gronowski P (2001) Issues in dynamic logic design. In: Chandrakasan A, Bowhill WJ, Fox F (eds) *Design of High-Performance Microprocessor Gates*. IEEE Press, Piscataway, pp 140–157 (ch. 8)
6. Divya, Mittal P (2022) A low-power high-performance voltage sense amplifier for static RAM and comparison with existing current/voltage sense amplifiers. *Int J Inf Technol* 14:1711–1718. <https://doi.org/10.1007/s41870-022-00916-x>
7. Sharma S, Devasia R, Sharma G (2020) A novel low power and highly efficient inverter design. *Int J Inf Technol* 12(4):1111–1116

8. Croon JA, Sansen W, Maes HE (2005) Matching properties of deep sub-micron MOS transistors. Springer, New York
9. Eisele M et al (1997) The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 5(4):360–368
10. Alvandpour A, Larsson-Edefors P and Svensson C (1999) A leakage-tolerant multi-phase keeper for wide domino circuits. In: *Electronics, Circuits and Systems, 1999. Proceedings of ICECS'99. The 6th IEEE International Conference on. Vol. 1. IEEE*
11. Mahor V, Pattanaik M (2015) Novel NBTI aware approach for low power FinFET based wide fan-in domino logic. *J Low Power Electron* 11(2):225–235
12. Srivastava A, Sylvester D, Blaauw D (2006) Statistical analysis and optimization for VLSI: timing and power. Springer Science & Business Media
13. Alioto M, Palumbo G, Pennisi M (2010) Understanding the effect of process variations on the delay of static and domino logic. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 18(5):697–710
14. Alvandpour A et al (2002) A sub-130-nm conditional keeper technique. *IEEE J Solid-State Circs* 37(5):633–638
15. Mahmoodi-Meimand H, Roy K (2004) Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style. *IEEE Trans Circ Syst I Regul Pap* 51(3):495–503
16. Jeyasingh et al (2011) Adaptive keeper design for dynamic logic gates using rate sensing technique. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 19(2):295–304
17. Peiravi A, Asyaei M (2012) Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates. *Integr VLSI J* 45(1):22–32
18. Peiravi A, Asyaei M (2013) Current-comparison-based domino: New low-leakage high-speed domino circuit for wide fan-in gates. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 21(5):934–943
19. Kumar A, Nagaria RK (2018) A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits. *Integration* 63:174–184
20. Anis MH, Allam MW, Elmasry MI (2002) Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 10(2):71–78
21. Lih Y, Tzartzanis N, Walker WW (2007) A leakage current replica keeper for dynamic gates. *IEEE J Solid-State Circuits* 42(1):48–55
22. Asyaei M (2015) A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology. *Integr VLSI J* 51:61–71
23. Asyaei M, Ebrahimi E (2018) Low power dynamic circuit for power efficient bit lines. *AEU-Int J Electron Commun* 83:204–212
24. Frustaci F et al (2008) High-performance noise-tolerant circuit techniques for CMOS dynamic logic. *IET Circ Device Syst* 2(6):537–548
25. Gong Na, Wang J, Sridhar R (2014) Variation aware sleep vector selection in dual  $V_t$  dynamic or circuits for low leakage register file design. *IEEE Trans Circ Syst* 61(7):1970–1983
26. Frustaci F et al (2014) Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. *Int J Circ Theory Appl* 42(5):452–467
27. Patnaik S, Hari U, Ahuja M, Narang S (2015) A modified variation-tolerant keeper architecture for evaluation contention & leakage current minimization for wide fan-in domino structures. In: *Proceedings of the 2015 international conference on circuits, power and computing technologies (ICCPCT-2015), 2015, pp 1–7. <https://doi.org/10.1109/ICCPCT.2015.7159348>*
28. Padhi S, Angeline AA, Bhaaskaran VSK (2017) Design of process variation tolerant domino logic keeper architecture. In: *Proceedings of the 2017 international conference on nextgen electronic technologies: silicon to software (ICNETS2), pp 301–308. <https://doi.org/10.1109/ICNETS2.2017.8067951>*
29. Kursun V, Friedman EG (2003) Domino logic with variable threshold voltage keeper. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 11(6):1080–1093
30. Kim CH, Hsu S, Krishnamurthy R, Borkar S, Roy K (2005) Self calibrating circuit design for variation tolerant VLSI systems. In: *Proceedings of the 11th IEEE international on-line testing symposium, 2005, pp 100–105. <https://doi.org/10.1109/IOLTS.2005.63>*
31. Palumbo G, Pennisi M, Alioto M (2012) A simple circuit approach to reduce delay variations in domino logic gates. *IEEE Trans Circ Syst I Regul Pap* 59(10):2292–2300
32. Pal I, Islam A (2018) Circuit-level technique to design variation- and noise-aware reliable dynamic logic gates. *IEEE Trans Device Mater Reliab* 18(2):224–239
33. Angeline AA, Kanchana Bhaaskaran VS (2019) High speed wide fan-in designs using clock controlled dual keeper domino logic circuits. *ETRI J* 41(3):383–395
34. Angeline AA, Kanchana Bhaaskaran VS (2020) Speed enhancement techniques for clock-delayed dual keeper domino logic style. *Int J Electron* 107(8):1239–1253
35. Kuo BC (1987) *Automatic control systems*. Prentice Hall PTR
36. Blalock BJ, Allen PE (1995) A low-voltage, bulk-driven MOSFET current mirror for CMOS technology. In: *Proceedings of ISCAS'95—International symposium on circuits and systems, vol 3, pp 1972–1975. <https://doi.org/10.1109/ISCAS.1995.523807>*
37. Durgam R, Tamil S, Raj N (2022) Low voltage high gain flipped voltage follower based operational transconductance amplifier. *Int J Inf Technol* 14(3):1643–1648
38. Dubey AK, Nagaria RK (2018) Enhanced gain low-power CMOS amplifiers: a novel design approach using bulk-driven load and introduction to GACOBTA technique. *J Circ Syst Comput* 27:1850204
39. Singh V et al (2022) A common-gate cascaded with cascoded self-bias common source approach for 3.1–10.6 GHz UWB low noise amplifier. *Int J Inf Technol* 14(5):2389–2398
40. Ovens K, Bittlestone C, Helmick B (1995) Transmission gate circuit. U.S. Patent No. 5,430,408

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.